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The excellent electrical and thermal properties of graphene hold great promise for applications in future integrated-circuit technology. 1 For instance, the electron and hole energy bands are symmetric, 1, 2 leading to equal and high electron and hole mobilities, unlike in typical semiconductors like Si, Ge, or GaAs where hole mobility is lower. However, despite many measurements at low fields and low temperatures, 3 surprisingly little data or models exist for transport in graphene at temperatures and high electric fields typical of modern transistors.
In this study we measure mobility in the T = 300-500 K range and velocity saturation at fields F ϳ 1 V/ m in monolayer graphene on SiO 2 , both as a function of carrier density. We also introduce simple models including proper electrostatics, and self-heating 4 at high fields. We find that mobility and saturation velocity decrease with rising temperature above 300 K, and with rising carrier density above 2 ϫ 10 12 cm −2 , and appear limited by the SiO 2 substrate. The relatively straightforward approach presented can be used for device simulations or extended to graphene on other substrates.
We fabricated four-probe graphene structures on SiO 2 with a highly doped Si substrate as the back-gate ͓Fig. 1͑a͒ and Ref. 5͔ . To obtain mobility and drift velocity from conductivity measurements, we model the carrier density including gate-induced ͑n cv ͒, thermally generated ͑n th ͒ carriers, electrostatic spatial inhomogeneity ͑n ‫ء‬ ͒ and self-heating at high fields. Previous mobility estimates using only n cv could lead to unphysically high mobility ͑ → ϱ͒ near the Dirac voltage ͑V G = V 0 ͒ at the minimum conductivity point.
First, we note the gate voltage imposes a charge balance relationship as
where C ox = ox / t ox is the capacitance per unit area ͑quantum capacitance can be neglected here 6,7 ͒, ox is the dielectric constant of SiO 2 , q is the elementary charge, and V G0 = V G − V 0 is the gate voltage referenced to the minimum conductivity point. Then, we define an average Fermi level E F such that = E F / k B T, leading to the mass-action law, 6 pn = n th
where n th = ͑ / 6͒͑k B T / បv F ͒ 2 is the thermal carrier density, v F Ϸ 10 8 cm/ s is the Fermi velocity, and I j ͑͒ is the FermiDirac integral, I 1 ͑0͒ = 2 / 12. Next, we account for the spatial charge ͑"puddle"͒ inhomogeneity of graphene due to substrate impurities. 8, 9 The puddle surface potential can be approximated 7 as a periodic step function with amplitude Ϯ⌬ related to the width of the minimum conductivity plateau, 5, 10 as given by the residual carrier puddle density ͑n ‫ء‬ ͒ due to charged impurities in the SiO 2 ͑n imp ͒. We find n ‫ء‬ Ϸ 0.297n imp Ϸ 2.63ϫ 10 11 cm −2 here, 5 i.e., a surface potential variation ⌬ Ϸ 59 meV. This is similar to a previous study ͑ϳ54 meV͒, 7 to scanning tunneling microscopy results ͑ϳ77 meV͒, 9 and this translates into a Dirac voltage variation ⌬V 0 = qn ‫ء‬ / C ox Ϸ 3.66 V. The total carrier density can be determined numerically by averaging Eqs. ͑1͒ and ͑2͒ for the regions of Ϯ⌬, but does not yield an analytic expression. In order to simplify this, we note that at low charge density ͑ → 0͒ the factor I 1 ͑͒I 1 ͑−͒ / I 1 2 ͑0͒ in Eq. ͑2͒ approaches unity. At large ͉V G0 ͉ the gate-induced charge dominates, i.e., n cv ӷ n th when a͒ Electronic mail: epop@illinois.edu. 
where the lower ͑upper͒ sign corresponds to electrons ͑holes͒. Equation ͑3͒ can be readily used in device simulations and is similar to a previous empirical formula 11 but derived here on rigorous grounds. We note Eq. ͑3͒ reduces to the familiar n = C ox V G0 / q at high gate voltage, and to n = n 0 ͑puddle regime͒ at V G ϳ V 0 . Figure 1͑b͒ displays the role of thermal and "puddle" corrections to the carrier density at 300 and 500 K. These are particularly important near V G0 =0 V, when the total charge density relevant in transport ͑n + p͒ approaches a constant despite the charge neutrality condition imposed by the gate ͑n − p =0͒. At higher temperatures ͑k B T ӷ⌬͒ the spatial potential variation becomes less important due to thermal smearing and higher n th .
Using the above, we obtain the mobility = ͑L / W͒ ϫ͑I 14 / V 23 ͒ / ͓q͑p + n͔͒ at low fields ͑ϳ2 mV/ m͒, where subscripts are terminals labeled in Fig. 1͑a͒ . Mobility is shown in Fig. 2͑a͒ at various temperatures and V G0 Ͼ 0 electron majority carriers. 12 ͑See supplement 5 for hole mobility and additional discussion͒. The mobility here peaks 14 at ϳ4500 cm 2 / V · s and decreases at carrier densities greater than ϳ2 ϫ 10 12 cm −2 , at 300 K. Mobility decreases with rising T Ͼ 300 K for all carrier densities ͓Fig. 2͑b͔͒, as was also noted by Ref. 7 albeit in a lower temperature range. The dependence of mobility on carrier density and temperature suggests the dominant scattering mechanism changes from Coulomb to phonon scattering at higher densities and temperatures. 7 Inspired by empirical approximations for Si device mobility, 13 the data can be fit as ͑dashed lines in We now turn our attention to high-field drift velocity measurements, which pose challenges due to Joule heating and non-uniform potential along the channel. 4 To account for self-heating we estimate the average device temperature via its thermal resistance R th ͓Fig. 1͑a͔͒:
where
the thermal conductance of the graphene-SiO 2 boundary, 15 ox and Si the thermal conductivities of SiO 2 and of the doped Si wafer. 5 At 300 K for our geometry R th Ϸ 10 4 K / W, or ϳ2.8ϫ 10 −7 m 2 K / W per unit of device area. Of this, the thermal resistance of the 300 nm SiO 2 ͑R ox ͒ accounts for ϳ84%, the spreading thermal resistance into the Si wafer ͑R Si ͒ϳ12% and the thermal resistance of the graphene-SiO 2 boundary ͑R B ͒ϳ4%. The role of the latter two will be more pronounced for smaller devices on thinner oxides. The thermal model in Eq. ͑5͒ can be used when sample dimensions are W , L ӷ t ox but much less than the Si wafer thickness. 2 To minimize charge non-uniformity and temperature gradients along the channel at high field 4 we bias the device at high ͉V G ͉ and avoid ambipolar transport ͑V GS − V 0 and V GD − V 0 have same sign͒. 11 We confirm this with finiteelement simulations. 4, 5 The drift velocity is v = I 14 / ͑Wqn 23 ͒ where n 23 is the average carrier density between terminals 2 and 3, and the background temperature is held at T 0 =80 K and 300 K. Due to self-heating ͑T = T 0 + ⌬T͒, these enable measurements of saturation velocity ͑v sat ͒ near room temperature and above, respectively.
Figures 3͑a͒ and 3͑b͒ show the velocity-field relationship at the two background temperatures, indicating saturation tendency at fields F Ͼ 1 V/ m. We fit the drift velocity by
where is the low-field mobility from Eq. ͑4͒ and ␥ Ϸ 2 provides a good fit for the regime probed here. To limit the role of self-heating, data was only fit up to ⌬T ϳ 200 K ͑solid symbols͒. 16 To ensure no sample degradation due to high field stress we checked that low-field I − V G characteristics were reproducible after each high bias measurement. 16 Figure 3͑c͒ shows extracted drift velocity vs. electron density ͑symbols͒ at F =2 V/ m, for the two background temperatures. We compare these experimental results with an analytic model ͑dashed lines͒ which approximates the highfield distribution with the two half-disks shown in the Fig.  3͑c͒ inset, suggested by previous simulations. 17 This model assumes v sat is limited by inelastic emission of optical phonons ͑OPs͒ and leads to:
where ប OP is the OP energy and N OP =1/ ͓exp͑ប OP / k B T͒ −1͔ is the phonon occupation. At low temperature and low carrier density the result is a constant, v max = ͑2 / ͒v F Ϸ 6.3 ϫ 10 7 cm/ s ͑six times higher than v sat in Si͒; at high carrier density it scales as v sat = ͑2 / ͒ OP / ͑n͒ 1/2 , dependent both on the OP energy and the carrier density n. We consider two dominant phonon mechanisms in Fig.  3͑c͒ , ប OP = 55 meV ͑lower dashed, SiO 2 substrate OP͒ 19 and ប OP = 160 meV ͑upper dashed, graphene zone-edge OP͒. 20 The model limited by SiO 2 phonons slightly underestimates v sat , while the model with graphene OPs significantly overestimates the measured v sat . This suggests that both phonons play a role in limiting v sat , but that substrate phonons are dominant for graphene on SiO 2 . ͑For device simulations the fit can be optimized using an intermediate value ប OP Ϸ 81 meV͒. Nevertheless, v sat is greater than in Si for charge densities n Ͻ 1.2ϫ 10 13 cm −2 and more than twice that of Si at n Ͻ 4 ϫ 10 12 cm −2 . With only the graphene OP ͑ប OP = 160 meV͒ the model suggests an upper limit for the "maximum" v sat that could be expected. This intrinsic v sat could be more than twice as high as that measured here on SiO 2 and from two to six times higher than in Si for the carrier densities considered here.
Finally, we note the data in Fig. 3͑c͒ suggest a temperature dependence of v sat , included here through the last term in Eq. ͑7͒. This term is qualitatively similar to that in Si, 21 and due to the OP scattering ͑emission͒ rate being proportional to ͑N OP +1͒. 22 The model yields a ϳ20% decrease in v sat between ϳ280 K and ϳ500 K if the SiO 2 phonon is dominant, and a ϳ2% decrease if the graphene OP is dominant. The data in Fig. 3͑c͒ show much closer agreement with the former, once again indicating the effect of the SiO 2 in limiting graphene transport.
In summary, we examined mobility and saturation velocity in graphene on SiO 2 , including the roles of carrier density and temperature. We focused on the T Ͼ 300 K and high field F Ͼ 1 V/ m regime, where few studies exist. Both data and models point to the SiO 2 substrate limiting graphene transport. Nevertheless, the maximum saturation velocity could be two to six times greater than in Si up to carrier densities of 1.2ϫ 10 13 cm −2 . The models introduced are simple yet practical, and can be used in future simulations of graphene devices operating near room temperature and up to high fields.
We acknowledge financial support from the Nanotechnology Research Initiative ͑NRI͒, ONR ͑N00014-10-1-0061͒, NSF ͑CCF 0829907͒, and valuable discussions with S. Datta, D. Estrada, M. Fuhrer, and E. Tutuc. (Fig. 1a) . Electron beam lithography is used to define the four Cr/Pd (0.5/40 nm) electrodes, with inner voltage probes much narrower (~300 nm) than the graphene channel dimensions (W = 7 μm, L = 4 μm), to provide minimally invasive contacts. An additional lithography step followed by an oxygen plasma etch (75 W, 0.1 Torr for 15 s) creates the graphene channel. 
Raman Spectroscopy:
After device fabrication, Raman spectroscopy is used to confirm that the graphene flake is indeed monolayer graphene. The Raman 2D peak of monolayer graphene exhibits a single Lorentzian line shape. 2 In this study, Raman spectra were obtained using a Renishaw Raman spectrometer with a 633 nm laser excitation (power at the object: 10 mW) and a 50× in-air objective. Figure S1a shows the Raman spectrum obtained from the fabricated graphene device shown in Fig. 1a . The single Lorentzian fit to the 2D peak in Fig. S1 confirms that this sample is monolayer graphene, as does the approximate ratio (1:2) of the G to 2D peaks.
Extracting Impurity Density:
The charged impurity density at the SiO 2 surface is determined based on the approach discussed in Ref. 3 and given by n imp = BC ox |dσ/dV G0 | -1 where B = 5×10 15 cm -2 is a constant determined by the screened Coulomb potential in the random phase approximation (RPA) 4 and dσ/dV G0 is the slope of the low-field conductivity σ = (L/W)(I 14 /V 23 ).
The slope is determined by a linear fit to σ over a ΔV G0 = 2 V interval around the maximum of |dσ/dV G0 | as shown in Fig. S1b . The value of n imp used here is based on a conductivity measurement at 80 K, where mobility is limited by Coulomb scattering. 5 From Eq. (10) of Ref. 6 , we determine n * ≈ 0.297n imp ≈ 2.63×10 11 cm -2 in our sample (averaged over the electron-and holedoped regimes), where n * is the residual carrier puddle density representing the width of the minimum conductivity plateau. From n * , we obtain Δ ≈ ℏv F (πn 4. Hole Mobility and Uncertainty: As in the main text, the mobility for the hole-doped regime (V G0 < 0) is obtained and shown in Fig. S2a . Given the symmetric energy bands in graphene, the hole mobility here is similar to the electron mobility from Fig. 2a . Only a qualitative discrepancy exists for the 300 K data set, which does not show a mobility peak vs. carrier density. This is most likely due to errors in the calculated hole density vs. the actual value in the device, probably due to a spatial inhomogeneity of the "puddle" regime that is not accurately predicted by the simple ±Δ potential model. We note the mobility shape recovers at higher temperatures (350-500 K), as thermal smearing washes out such inhomogeneities.
To understand additional uncertainty associated with this method, Ref. 6 noted that for the extracted n imp the predicted plateau width is approximate within a factor of two. This leads to uncertainty in determining ΔV 0 , and thus uncertainty in the charge density and extracted mobility values. However, this uncertainty is only notable around the Dirac point, where the potential ripple contributes to the total carrier density. This limits the "confidence region" in Figs. 2a and S2a, with charge density shown only >0.85×10 12 cm -2 . In Fig. S2b we estimate the mobility uncertainty at lower charge densities around the Dirac point, such that the upper and lower bounds result from a potential ripple of ΔV 0 /2 and 2ΔV 0 respectively.
Additional Sources of Uncertainty:
Our devices use inner voltage probes that span the width of the graphene sheet. The advantage of such probes is that they sample the potential uniformly across the entire graphene width, unlike edge-probes which may lead to potential non-uniformity particularly at high fields. However, full-width probes themselves introduce a few uncertainties in our measurements, which are minimized through careful design as described here.
One challenge may be that, even under four-probe measurements, the current flowing in the graphene sheet could enter the edge of a voltage probe and partially travel in the metal. To minimize this effect, we used very narrow inner probes (300 nm), narrower than the typical charge transfer length between graphene and metal contacts (~1 μm). 7 In addition, we employed very "long" devices, with L = 4 μm or longer between the inner probes. Thus, the resistance of the graphene between terminals 2-3 is much greater than both the resistance of the graphene under the metal contact and that across the narrow metal contact itself.
A second challenge is that of work function mismatch between the Cr/Pd electrodes and that of the graphene nearby. This leads to a potential and charge non-uniformity in the graphene near the contacts. Recent theoretical studies 8 have calculated a potential decay length of ~20 nm induced by Pd contacts on graphene. Experimental photocurrent studies have estimated that doping from Ti/Pd/Au contacts can extend up to 0.2-0.3 μm into the graphene channel, 9 although the SOM-3 study had a spatial resolution of 0.15 μm. In either case, the potential and charge disturbance is much shorter than the total channel length of our device (4 μm). We estimate at most a ~10% contribution to the resistance from charge transfer at our metal contacts, an error comparable to the ±8% from fitting the high-field velocity data in Fig. 3 . The error is likely to become smaller at higher change densities (>2×10 12 cm -2 ) where the graphene charge more strongly screens the contact potential, and at high fields where the graphene channel becomes more resistive itself.
A third challenge is that of temperature non-uniformity around the inner voltage probes, which may act as local heat sinks. The thermal resistance "looking into" the metal voltage probes 
~10
6 K/W based on the device geometry here (primarily due to the narrow inner contacts being only ~300 nm wide) which is about two orders of magnitude greater than the thermal resistance for heat sinking from the large graphene sheet through the oxide (Fig. 1a and Eq. (5)), R th ≈ 10 4 K/W at 300 K. Thus, heat flow from the inner metal contacts is negligible.
Temperature Dependence of Thermal Resistance:
The average graphene temperature during high-field measurements is estimated by Eq. (5) when W,L ≫ t ox (we note that comprehensive finite-element simulations were performed in Ref. 12 and Fig.   S3 ). However, the thermal resistance R th = R B + R ox + R Si depends slightly on temperature through κ ox (thermal conductivity of SiO 2 ) and κ Si (thermal conductivity of the doped Si wafer). These can be approximated as κ ox = ln(T ox 0.52 ) -1.687 and κ Si =2.4×10 4 /T 0 by simple fitting to the experimental data in Refs. 10 and 11 respectively. In the thermal resistance estimates we used an average oxide temperature as T ox = (T 0 +T)/2 and the temperature of the silicon substrate as the background temperature T 0 . This allowed a simple iterative method for calculating the graphene temperature rise (ΔT) during measurements. 7. Electrostatics in the High-Field Regime: During high-field measurements, the carrier density and temperature can vary across the device. 12 As mentioned in the main text, we minimize this effect by carefully avoiding ambipolar transport and generally restricting our samples to average carrier density >2×10 12 cm -2 at high fields. In addition, here we follow Ref. 12 to fully model this regime as shown in Fig. S3 . Based on these simulation results, we confirm that it is valid to assume a constant (average) electric field and relatively uniform charge density across the active region of the device between the inner electrodes, if the biasing scheme mentioned above is followed. The average carrier density in the channel is simply given by the average of the densities at electrodes 2 and 3 (as labeled in Fig. 1a and Fig. S3 ), while the average field is F = (V 2 -V 3 )/L.
Original I-V Data:
For completeness, we include here in Fig. S4 the original I-V data taken at high field to extract the drift velocity in Fig. 3 of the main text.
